← Back to roadmap

Memory interconnect

0 done - 1 partial - 1 to build

$0 / $14,5000% funded
Fund$14,500
$0 / $14,500 - 0%

Why it matters

Bus arbitration/timing and DMA-visible memory semantics.

What

Build out the 'Memory interconnect' capability area: 2 stories spanning 1 not-yet-built, 0 stubbed, 1 partial and 0 already-implemented (hardening) features.

Stories in this epic (2)

Activity log

  1. Feature defined and added to the roadmap

  2. Feature defined and added to the roadmap

  3. Funding goal set to $9,750

  4. Funding goal set to $4,750

  5. Implementation status: Not implemented

  6. Implementation status: Partial