← Back to roadmap
Stub

MVE / Helium (Cortex-M55/M85)

Priority 1 - CPU Architectures & Execution Engines / 1.2 ARM Cortex-M / ARMv-M

$0 / $8,5000% funded
$0 / $8,500 - 0%
As a firmware developer, I want vemu to finish its MVE / Helium (Cortex-M55/M85) model, so that I can depend on ML/DSP on new MCUs for production firmware, not just the common path.

Why it matters

ML/DSP on new MCUs

Summary

M-profile vector ISA

Scope of work

Currently a register-only stub. Replace it with a working model of MVE / Helium (Cortex-M55/M85) that actually exhibits the hardware behavior. What it is: M-profile vector ISA. Why it matters: ML/DSP on new MCUs.

Current state

Status: Stub only (registers, no behavior). Notes / evidence: LETP/LCTP decoded as NOP; no vector exec.

Blocked by 1

Fund these first - this work can't be completed until they ship.

  • Done

Activity log

  1. Feature defined and added to the roadmap

  2. Funding goal set to $8,500

  3. Implementation status: Stub