← Back to roadmap
Implemented

Cranelift JIT (IR + backend + runtime)

Priority 1 - CPU Architectures & Execution Engines / 1.1 Execution engines

$6,500 / $6,500fully funded
Done$6,500 / $6,500 - 100%
As a firmware developer, I want vemu's Cranelift JIT (IR + backend + runtime) to stay accurate, tested, and documented, so that I can keep depending on speed.

Why it matters

Speed

Summary

SSA IR - > native code, block cache, SMC detection

Scope of work

Already implemented. Harden, broaden coverage, add tests and documentation for Cranelift JIT (IR + backend + runtime). What it is: SSA IR - > native code, block cache, SMC detection. Why it matters: Speed.

Current state

Status: Fully implemented. Notes / evidence: Real codegen, default-on, falls back to interpreter per-instruction.

Blocked by 1

Fund these first - this work can't be completed until they ship.

  • Done
Unblocks 6

Funding this also clears the way for the work below.

  • Fund$36,500
  • Done
  • Fund$18,250
  • Fund$18,250
  • Done

Activity log

  1. Feature defined and added to the roadmap

  2. Funding goal set to $6,500

  3. Implementation status: Implemented

  4. Delivered - counted as fully funded